8T Double-Ended Read-Decoupled SRAM Cell
نویسندگان
چکیده
Scaling of SRAM cell beyond 65-nm poses a serious threat to the stability of the cell and is a cause of major concern for the upcoming technologies. Due to random dopant fluctuation (RDF) and other process parameter variations, the cell turns out to be unstable. In this paper, an 8T (8Transistor) SRAM cell is proposed which offers enhanced data stability during read operation. While reading, the voltage level of the ‘0’ holding node does not increase and thus a near ideal butterfly-curve is achieved, which is crucial to design a robust SRAM cell. In 16-nm technology node, the read static noise margin or read SNM (RSNM) as high as 159 mV at supply voltage (VDD) of 600 mV is achieved by the proposed cell. Therefore, the cell is 4.18× more stable than the standard 6T SRAM cell during read operation and has 1.87× shorter delay than the standard 6T SRAM cell at the same voltage. Also the proposed cell offers 4.15 × improvements in write delay. All these are achieved at a marginal penalty of write static noise margin (WSNM) 1.07× compared to standard 6T.
منابع مشابه
Design and Analysis of an 8T Read Decoupled Dual Port SRAM Cell for Low Power High Speed Applications
Speed, power consumption and area, are some of the most important factors of concern in modern day memory design. As we move towards Deep Sub-Micron Technologies, the problems of leakage current, noise and cell stability due to physical parameter variation becomes more pronounced. In this paper we have designed an 8T Read Decoupled Dual Port SRAM Cell with Dual Threshold Voltage and characteriz...
متن کاملLow Leakage Asynchronous PP based Single Ended 8T SRAM bit-cell at 45nm CMOS Technology
Low power SRAM memory designs has become challenging for portable device applications. Semiconductor/ VLSI industry growth has exponentially demanding low leakage power SRAM designs for high performance chips and microprocessors. To get optimized standard cell memory design for battery operated devices at deep sub micron CMOS technology, a low leakage Asynchronous 8T SRAM is proposed. In this p...
متن کاملA Novel 8T SRAM Cell with Improved Read and Write Margins
A highly stable 8T SRAM cell is presented to improve the Static Noise Margin (SNM). The proposed 8T SRAM cell uses a single-bit line structure to perform read and write operation. The design enhances the write ability by breaking-up the feedback loop of the inverter pair. It also improves the read stability by eliminating the effects from the bit-line. The simulations show that the proposed 8T ...
متن کاملDesign and analysis of single- ended robust low power 8T SRAM cell
This paper is based on the observation of 8T single ended static random access memory (SRAM) and two techniques for reducing the sub threshold leakage current, power consumption are examined. In the first technique, effective supply voltage and ground node voltages are changed using a dynamic variable voltage level technique(VVL). In the second technique power supply is scaled down. This 8T SRA...
متن کاملImplementation Of Low Power SRAM By Using 8T Decoupled Logic
We present a novel half-select disturb free transistor SRAM cell. The cell is 6T based and utilizes decoupling logic. It employs gated inverter SRAM cells to decouple the column select read disturb scenario in half-selected columns which is one of the impediments to lowering cell voltage. Furthermore, “false read” before write operation, common to conventional 6T designs due to bit-select and w...
متن کامل